ABSTRACT In this paper, space vector pulse width modulation (SVPWM)-based algorithms for a five-phase open-end load fed from dual matrix converter (DMC) have been proposed. In the presented modulation methods, the reference output voltage vector is synthesized from two three-to-five phase matrix converters at both the ends of the load. Depending on the power-sharing of the two MCs, two proposed modulation methods are defined as equal reference sharing (ERS) and unequal reference sharing (URS). The performance of ERS and URS for the three-to-five phase DMC drive is compared. Performance comparison is based on the total harmonic distortion in the output voltages and the percentage of the voltage transferred from the source to the load, for the full linear modulation index (MI) range. Common mode voltage and zero sequence current in the load are also discussed. The efficiency of the ERS and URS is compared. It has been observed that the proposed ERS scheme offers better performance compared with URS for most of the MI values. The suggested modulation techniques are implemented in MATLAB/Simulink. The hardware setup is developed and control algorithm is implemented using dSPACE working in conjunction with the FPGA interface board for practical validation.
I. INTRODUCTION
The multiphase drive system is a viable alternative for high power industrial applications. Multiphase drive systems are accompanied with; improved fault tolerance, reduced torque pulsation, and reduced power converter switch rating. All AC machines require only two current components (namely d-q) for independent torque and flux control. An n-phase machine can continue to operate due to the presence of a rotating field in the post-fault operation as long as no more than (n-3) phases are faulted. Most power supply schemes, discussed in conjunction with both three-phase and multiphase machine drive systems, are of a so-called single-sided supply type. This means that the machine has an isolated neutral point and power converter feeds it from the available terminals. However, it is also possible to realize the machine supply system using different schemes. For example, the stator windings are fully opened from both the ends and two converters (rather than one) can be used to supply it from both sides.
This structure is known as open-end winding (OEW) machine fed from the dual converter. It has been under extensive investigation [1] - [3] . The OEW machine drive system offers numerous advantages over a conventional single-sided drive system. Some of them are: i) each of the converters is rated to one half of the total power, if both of them share the power equally, ii) there is a possibility for CMV reduction (for isolated dual supply system only) iii) fault tolerance is improved due to power converter supply redundancy [4] , [5] ., iv) multilevel output is achieved and the number of levels in the output voltage can be varied by changing the DC link voltage ratio (if inverters are used). Though, OEW drive can have some shortcomings, such as [6] , [7] : zero sequence current might flow in the winding of the machine due to the zero sequence voltage. Moreover, a complex power converter is required which has more circuit gate drives and more power electronics devices, etc. A comparative study of the open-end topology has been done with equivalent VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ existing converter topologies and results are organized in Table 1 [8]- [10] . Typically, two power supplies that have been considered with OEW topology are of either inverter [11] - [13] or an MC type [14] - [17] . The number of levels of the two supplying converters can be the same or different, with two isolated or non-isolated feeding sources. These combinations of supply systems are all available in the literature [11] - [17] . However, one should note that only a few works have been published in conjunction with multiphase OEW configuration, based on the DMC supply. Recently, three-to-five phase MC based OEW drive system is presented in [16] - [18] , aiming to enhance the power transfer and generate sinusoidal output with reduced total harmonic distortion (THD).
Circulating currents have been observed in open-end load system because of the power semiconductor device voltage drops and the use of dead time operation between phase transitions [18] . In this paper, a five-phase open-end load configuration is obtained by connecting a simple three-to-five phase MC at each side of the load. Both the MCs were supplied from a common three-phase source. In such a configuration, it is essential to eliminate the CMV that is inevitably created by usual PWM control strategies [19] , [20] . Some literature reported on these issues of circulating currents and CMV cancellation in the OEW fed by dual inverters [18] - [21] , and by DMCs [22] , [23] . However, the main focus of this paper is not the CMV and circulating currents, but to get the optimum condition for sharing the power of both MCs by controlling the reference voltage space vectors and analyze the system.
In this paper, a single-sided three-to-five phase MC is extended to dual three-to-five phase MC. To control the MC, an indirect approach is adopted in which MC is considered as a combination of a three-phase rectifier and five-phase inverter without the DC link capacitor. In the inverter stage, the reference voltage vectors are controlled on the basis of the power-sharing of the load. The power-sharing can be done in two ways, either it is divided equally or unequally between two MCs. Hence, they are named ERS and URS scheme. In the ERS scheme, both MCs are modulated with the same voltage reference. Whereas, in the URS scheme, both of the MCs share the output voltage reference unequally. The pattern of reference sharing is explained in section III. The objective of the modulation is to find the condition for the maximum output voltage transferred to the load. In the DMC control schemes, the output voltage is obtained to 150% of the input voltage. The proposed SVPWM strategies choose the converter switching sequences by preferring the space vectors in the first d-q plane and eliminating the effects of the vectors in the x-y plane. The algorithm is tested with a five-phase open-ended R-L load. The performance of ERS and URS for three-to-five phase DMC is compared with each other. Simulation and experimental results are presented for the verification of the proposed schemes.
II. SVPWM CONTROL STRATEGY FOR THREE-TO-FIVE PHASE MATRIX CONVERTER
The output voltage v o and the input current i i are taken as reference quantities in the control of an MC. Since the input phase voltage vector e i is imposed by the source voltages and is also known by measurements, the control of φ i (displacement angle between voltage and current) can be achieved by controlling the phase angle α i of the input current vector [24] . The input reference current angle from the d-axis of the input current space vector is α i .
A. SPACE VECTOR PWM CONTROL OF INPUT CURRENT
The space vector diagram of the input currents, obtained from equation (1) , is shown in Fig. 1 .
There are nine possible switching combinations that generates nine different space vectors. These space vectors are spanned over six sectors (S1. . . S6). In Fig. 1(a) , a, b and c indicate the input phases of the converter. Fig. 1(b) shows the sector S1 that span from −30 • to 30 • . The input reference current is determined by the two neighboring current vectors. Thus, input reference current in sector S1 can be decomposed along two adjacent space vectors i γ andi δ . The duty ratios of current space vectors of the rectifier stage can be expressed as:
where T s is the switching period, T ϒ and T δ are the time of operation, d ϒ and d δ are the duty ratio of current vectors I ϒ and I δ , respectively. The MI of the rectifier stage (m r ) is defined by equation (5) . In equation (5), I dc is the current of fictitious DC bus.
B. SPACE VECTOR PWM CONTROL OF OUTPUT VOLTAGE
Output line voltage space vector is defined by: 
Assuming the time of application of a reference vector projected onto V is T α and onto V is T β and the zero vector application time is T 0 (where the total switching period is T s ), one can write:
In Cartesian form, it can be re-written as:
By equating real and imaginary parts on the left and right-hand sides of the equation, and generalizing the equation for all sectors equations (9)- (11) can be obtained. In these equations, k is the sector number that can vary from 1 to 10. 
T s (10)
To produce zero average voltage vectors in the x-y plane, the application time of the large and medium length voltage vectors are calculated from T α , T β and presented as T αL , T βL .
One possible switching pattern for sector I of the output voltage of the MC, with the switching commutations, is shown in Table 2 , where the corresponding output line voltages are also shown. It is observed that total switching commutations in a switching cycle are 10, irrespective of sectors. The dwell times of different space vectors used for the implementation of SVPWM is the same in both of the control techniques of the DMC. The only difference is that the voltage reference for MC2 is 180 • shifted in phase from the MC1. Though, in the rectification stage, input current reference remains the same for both MCs.
III. SVPWM CONTROL STRATEGY FOR DUAL THREE-TO-FIVE PHASE MATRIX CONVERTER
The proposed control schemes are shown in Fig. 3 . The reference voltage applied in the modulation is apportioned according to the MI. These modulation concepts were introduced for voltage source inverter fed multiphase OEW drives topologies in [20] . With this modulation method, the load is supplied with a double of the maximum MI of a single MC. For a single three-to-five phase MC, it is calculated below in the equations (18)- (20) .
The modulation of the rectifier stage (m r ) varies with the input current reference angle α i in a sector. The voltage transfer to the output of the rectifier is given by (18) [26] . The maximum possible value of m r is:
The maximum MI of the inverter stage m inv can be calculated as [27] :
where M and L are the medium and large length of the voltage space vector, α o is the reference output voltage angle in a sector that varies from 0 • to 36 • . The factor 0.618 comes from the time of operation of M and L length vectors to cancel the x-y effect of voltage space vectors, i.e. due to the allocation of 61.8% more dwell time to a large space vector compared to a medium length space vector. Thus, a zero average voltage is produced in the x-y plane. The MI of MC is defined as a product of the modulation indices of the rectifier and the inverter stage and can be calculated as:
The MI for the two modulators denoted as g 1 
In Fig. 3 , two MCs are denoted with indices 1 and 2. Legs of MCs are represented with their suffix 1 and 2 following the leg name A, B, C, D, and E.
Voltage space vectors of the inverter stage of the two MCs, in the d-q planes, are determined as: The dual-sided space vectors are obtained by using equation (24) .
where ζ = e 
IV. COMMON MODE VOLTAGE AND ZERO SEQUENCE CURRENT IN THREE-TO-FIVE PHASE DUAL MATRIX CONVERTER A. COMMON MODE VOLTAGE
In the case of DMC based open-end loads, the CMVs are generated at both of the load terminals [17] . The CMV at MC1, MC2, and DMC can be expressed as:
In a single-sided supplied load, the CMV is defined as a voltage between the load neutral point and the ground of the source. In the case of an OEW, there is no common point at the load. Therefore, for measurement purpose, a very high shunt resistances are connected at the output of each MC VOLUME 7, 2019 in star. The voltage between the created neutral points at MC1 and the ground of the source represents V CM 1 . Similarly, the voltage V CM 2 on MC2 can be measured. The difference between these two voltages gives the overall CMV [17] .
B. ZERO SEQUENCE CURRENT IN THREE-TO-FIVE PHASE DMC
Due to a common source at both ends, inevitably a zero sequence current path will be developed from one side of the load terminal to the other [18] . The zero sequence current will flow through the closed path created by the open-end load and DMCs. The flow of this current can be measured by simply passing five-phase cables through a single current probe. As a result, the current measured is the sum of these five currents:
where, i g is the ground current, i 0 is a zero sequence current and i A , i B , i C , i D , and i E are five-phase load currents.
V. SIMULATION RESULTS
The modulation method is implemented as for indirect MCs. However, the rectifier and the inverter stage used space vectors can be combined in a simple way to control the direct MCs [25] . Hence, the six switching pulses for control of the rectifier switches and ten switching pulses for control of the inverter switches are mapped to control fifteen switches of the direct MC. Thus a direct MC output voltage is obtained only when the inverter leg 'A' upper switch and the rectifier leg 'a' upper switch are ON, or the inverter leg 'A' lower switch and the rectifier leg 'a' lower switch are ON. In this case, the input phase 'a' will be connected to the output 'A' of the MC. Similarly, inverter leg 'A' is applied AND/OR logic operation with the rectifier legs 'b' and 'c'. If similar conditions are fulfilled, the MC phase output will be directed to the input phase 'b' or 'c'. In this way, any of the three input phases can be linked to the output phase 'A' of the MC. Among three input phases, only one at a time will be passed to the output phase of the MC. The same strategy is followed for output phases 'B' 'C' 'D' and 'E'. In this way, in simulation as well as in the laboratory, direct MC is controlled using the indirect MC control approach. A simple R-L load is considered to validate the control schemes for the DMCs. Simulation parameters are shown in Table 3 . For both ERS and URS scheme the system is run at g = 1.4 per unit. For ERS scheme the reference voltages are generated with g 1 = 0.7 and g 2 = 0.7. The output voltage is double that of each MC output. For URS scheme, the same reference voltage is chosen. However, in this case, MC1 operates at its maximum limit (i.e. at 1.0), and the remaining value of g, i.e. 0.4, is used for g 2 to generate the reference voltage. Theoretically, the total voltage across the OEW should remain the same. However, it is different for both schemes. For ERS scheme, it is 115.3 V whereas, for URS scheme, it is 109.6 V. The simulation waveforms are shown in Fig. 5 .
The effectiveness of the schemes is observed by the nature of the waveforms and the voltage transfer ratio. The phase voltage with its harmonic spectrum, for both modulation methods, is shown in Fig. 5(a) and 5(b) . There are large switching harmonic components that appear as sidebands in the vicinity of the multiple of switching frequency. The input current is shown in Fig. 5(c) and 5(d) , has very small loworder harmonics.
VI. EXPERIMENTAL RESULTS
For validation and testing a three-to-five phase DMC, the prototype is developed in the laboratory. The control code is developed in Simulink and built into dSPACE 1006, employed in combination with FPGA board DS 5203. A dead-band of 2 µs is implemented with a help of an external FPGA board programmed in VHDL. Five-phase output voltage and currents in d-q and x-y planes are shown for three-to-five phase single-sided MC, in Fig. 6 . Where the effect of x-y voltage is being eliminated in a sample time using the approach discussed in section IB. That is why current in the x-y plane is almost zero. Fig. 7 (a) and 7(b) show the input current waveforms, along with FFT spectra for an open-end R-L load at an input frequency of 50 Hz and total MI g = 1.4 units. It can be observed that the 5 th harmonic are the most contributing to the THD expressed in the input current spectrum. The low pass filter with a cutoff frequency of 1600 Hz is applied. Fig. 8(a) and 8(b) show the output voltage waveforms, along with FFT spectra at an operating frequency of 25 Hz and total MI g = 1.4 units. It can be observed that the 5 th and 11 th harmonic are the most contributing to the THD. 5 th harmonics are due to the zero sequence component which causes a circulating current in the windings. ERS and URS scheme is operated under the same experimental conditions. Theoretically, the overall voltage across the load should remain the same. However, in the practice, it is slightly different and for ERS V 1 = 117.63 V, while for URS V 1 = 111.95 V, i.e. the output voltage in case of URS is lower when compared with ERS case.
In Fig. 9 (a) and 9(b), the balanced operation of DMC is shown through the load currents. Load phase current with its VOLUME 7, 2019 spectrum is shown in Fig. 9 (c) and 9(d) for both proposed schemes.
CMV for both modulation schemes is measured with the use of star connected large resistors as explained in section IVA. The respective waveforms are shown in Fig. 10(a) and 10(b) , where, V CM 1 , V CM 2 , and V CM represents the CMV for MC1, MC2 and the difference between these two, respectively. It is observed that the peak value of the overall CMV and the number of levels are the same for both reference sharing schemes. It is seen that the peak value is 142 V, which is equal to the peak of the input phase voltage.
Zero sequence current is measured and presented in Fig. 10(c) and 10(d) for ERS and URS, respectively. It is observed that in both modulation schemes, the zero sequence current is present. It is calculated by adding all line currents together. The current probe is giving the measured value in mV that is 10 mV/ 1A.
The measured value for ERS is 129.283 mV which corresponds to 129.283/100 A. Based on (29) this is equal to 5I0. Hence, I0 for ERS is 0.02586 A. Similarly, for URS I0 = 0.0264 A.
Note that the dead-time effect or any other nonlinear effects were not considered in the simulation. Some small differences between simulation and experimental can be observed in the current and voltage spectra. These are a consequence of the non-ideal nature of the experimental conditions (dead-time effect etc.).Overall the experimental and simulation results agree well.
VII. PERFORMANCE ANALYSIS AND DISCUSSION
This section discusses the performance of the control techniques, based on the output voltage, THD and the converter efficiency at different modulation indices.
A. VOLTAGE TRANSFER TO THE LOAD
A generalized equation of the output voltage as a function of MI is derived. The generalized equation is a linear combination of known output function, and it is given as:
where, v 0 is the output voltage from the DMC. The scaling coefficients c j can be determined by the least square method while considering v j (g 1 , g 2 ) ≈ y j , where g 1 and g 2 are normalized modulation indices for MC1 and MC2, respectively. The number of samples is represented with j, and N is the total number of samples in the experiment. The error from the best-fitted equation in the i th sample is denoted as e i . Error 'e can be described as:
The coefficient c j is determined such that the second norms of (31), i.e. e 2 is minimized and the following expression is obtained:
The coefficient of determination (R 2 ) which determines the accuracy is given by: = 0.9991. Fig. 11(a) shows the output voltage as a function of modulation indices g 1 , g 2 which is obtained within the defined limit (33). It is an indication of the voltage transfer for various combinations of g 1 and g 2 . Fig. 11(b) represents the output voltage for DMC at different MI. The simulations and experiments produce practically the same values. It is observed from the Fig. 11(a) and 11(b) that the voltage transferred is higher in the case of ERS.
B. TOTAL HARMONIC DISTORTION IN OUTPUT VOLTAGE
The THD in the output voltage is mainly due to the switching frequency harmonics and its sidebands. Output voltage THD, for both ERS and URS scheme, is compared in Fig. 12(a) . It is observed that ERS has significantly lower THD when compared to its counterpart. For example, at MI of 1.2, ERS has 13.3% THD whereas URS has 16.2% THD. Note that the experimentally measured output voltage THD is slightly higher, which is a consequence of the dead-time and other non-idealities, which have not been considered in the simulation.
C. CONVERTER EFFICIENCY
For the efficiency calculation, the power at the three-phase input and at the five-phase output of the MC is calculated for the full MI range. The efficiency and the input and output powers are calculated as:
V in , I in and ϕ i are input voltage, current and input power factor angle, respectively. The operation is maintained at almost zero power factor angle. V out , I out and ϕ o are output voltage across the open-end phase, current and output power factor angle, respectively. Fig. 12(b) shows the experimentally tested efficiency of the three-to-five phase DMC. It shows that ERS is more efficient as compared to the URS scheme. The reason behind this is the higher voltage transfer and lower harmonic losses in ERS.
VIII. CONCLUSION
In this paper, the output voltage of the DMC is controlled by two proposed SVPWM schemes. 
